Low-complexity parallel evaluation of powers exploiting bit-level redundancy | IEEE Conference Publication | IEEE Xplore