Detection of an antenna effect in VLSI designs

This paper describes an extraction methodology capable of detecting "antenna" condition in VLSI designs. Proposed methodology can handle large size designs using standard design rule checking and circuit extraction procedures. Examples of application of the proposed method on industrial IC designs show that occurrence of antenna effect may be an uncontrolled by-product of the design environment.