VHDL guidance for safe and certifiable FPGA design | IET Conference Publication | IEEE Xplore