Complexities of the non-volatile memory reliability testing caused by the test structure

This paper shows the sensitivity of the non-volatile memory reliability test to the test structure design and the pad sharing with other devices. Detailed results are presented to show how other devices on the same test structure can interfere with the EEPROM endurance test results and cause dramatic shifts in the data.