Improving simulation accuracy for SMT packages by incorporating trace level details in PCB thermal modeling

The need for accurate trace level modeling is emphasized, by comparing simulated junction temperatures of a SMT package on a PCB under different combinations of trace layout. The results show that detail modeling of traces around the device has a significant impact on the predicted temperatures and over-simplified PCB models can cause unacceptable errors.