On 3-D IC design for test

Testing a 3-D IC circuitry could be a nightmare, if it is not planned properly. IC testing is always the major part of the manufacturing process. How to cut down the testing cost becomes the most important cost effective issue. In order to reduce the cost of testing the 3-D IC, the boundary scan and redundancy technologies implemented with the 3-D IC design maybe the good approach. 3-D parallel processor and 3-D Computer will be the ultimate architecture of the 3-D IC. No PCB no package and even no cable connector are needed in a 3-D Computer. It also has the benefit of small size light weight high speed and less power consumption to meet the global warming regulation. By the year of 2014 all the IC components will be 3-D architecture. Shortly after that all the PC, cell phone, PDA etc. will be 3-D too. In the next few years the IC and PC industry revolution is going to take place. In this paper a very detail test analysis and strategy will be presented not only for 3-D IC but for the 3-D processor and 3-D Computer.