Computational ordering of adaptive digital networks under pipeline constraints and its application to DSP compilers

A novel computational ordering of adaptive digital networks for a digital signal processor (DSP) with multiple stages of pipeline is proposed. Optimization techniques for conditional branches are also introduced. By use of these methods, the number of overhead codes related to pipeline hazards and delayed branches is reduced.