A model of CMOS gate delay and projection of future trend

This paper reports a model for CMOS inverter propagation delay developed through SPICE simulation and some measurement. Together with the new mobility and the corresponding saturation current device models, projections of future CMOS gate performance within the environment of device scaling and supply voltage shrinking are presented.