Investigation of properties of 36-bit adders for creation of DSP blocks on FPGA | IEEE Conference Publication | IEEE Xplore