Integrate and dump based VGA with an embedded programmable complex analog FIR filter

This paper presents a novel VGA (Variable Gain Amplifier) with an embedded complex (polyphase) analog FIR (Finite Impulse Response) filter architecture. The idea is based on a modified version of the integrate and dump circuit. The proposed modifications allow altering the frequency response of the circuit without significantly increasing the circuit complexity along with maintaining acceptable gain control range, noise and linearity. The proposed circuit was designed using 0.13 μm CMOS technology. It consumes 365 μA from 1.2 V supply with an input referred noise of 50 nV over √Hz.