Novel designs of 8-port memory cell

A general procedure to calculate the stability of the multiport memory cell is proposed. Four novel architectures of the 8-port memory cell are introduced to improve the access time. With the same read access time and silicon area for all the designs, the proposed 6-inverter memory cell has the maximum noise margin.