Low-Power D-MOS Logic | IEEE Conference Publication | IEEE Xplore