A CMOS Unity Gain Buffer and its Implementation in Sampled-Analog Delay Lines

The operation of a CMOS unity gain buffer and its implementation in short analog delay lines are discussed, A functional second-order circuit has been successfully realized using an integrated three-stage delay line.