A Sub-Micron CMOS Process Employing Trench Isolation

A high density trench isolated CMOS process has been developed. Circuit designs have been initially fabricated at 1μm dimensions. Excellent device performance is demonstrated at channel lengths of O.7μm and channel widths of O.2μm showing the potential for fabricating circuits with 0.7μm and 0.5μm design rules.