Simulation of the test process for analogue integrated circuits | IEEE Conference Publication | IEEE Xplore