Overview of Dual rail with Precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors | IEEE Conference Publication | IEEE Xplore