Improved method to realize the multiplex time-domain interleaver

This paper proposes a FPGA design of variable parameter interleaver based on the time-domain convolutional interleaver. Synchronous Dynamic Random Access Memory (SDRAM) is adopted in the design. According to different interleave-depth and configuration parameters, the memory of SDRAM is assigned dynamically. The result of the simulation is shown at the end of the paper.