An Inter-subsystem Data Transfer Mechanism Based on a New Computer Architecture with Single CPU and Dual Bus | IEEE Conference Publication | IEEE Xplore