Optimizing Speed of a True Random Number Generator in FPGA by Spectral Analysis | IEEE Conference Publication | IEEE Xplore