nand Gate Design for Ballistic Deflection Transistors

This paper presents a nand gate designed using ballistic deflection transistors (BDTs). Room temperature BDT measurements are captured in an empirical device model to simulate multi-BDT logic design. Measurements from a fabricated BDT nand gate validate the multidevice model and demonstrate the promise of BDTs for nanoscale circuit design.