FPGA based prototyping of next generation forward error correction

The concatenation of LDPC and RS codes has been demonstrated using a real-time FPGA prototype. A net coding gain of 9.0 dB for 31.3-Gb/s was achieved with 20.5% redundancy for an input BER of 10^-2.