Comprehensive ESD protection for flip-chip products in a dual gate oxide 65nm CMOS technology

In this paper we present a modular and flexible new active MOSFET ESD rail clamp network configuration for use in flip-chip products. A key challenge was to efficiently fit all required ESD elements for an OVDD segment wholly into the I/O cells of that segment, without need for power/ground or spacer cells.