Clocking PLL solutions for high speed computer

The phase-locked loop (PLL) with excellent power supply rejection ratio (PSRR), as an alternative to surface acoustical wave (SAW) oscillator, provides comparable jitter performance in high speed clocking applications where minimum power supply noise can not be guaranteed. PLL's offer not only excellent price/performance but also flexible functionality including smooth frequency transition for power down and electromagnetic compatibility (EMC) applications.