A four quadrant analog multiplier based on a novel CMOS linear current divider

An analog, Gilbert-like CMOS multiplier, based on a novel linear current divider, is described. The divider uses a cascade of two differential pairs to produce a linear dependence between the tail current and the two output currents. A numerical algorithm has been implemented to find the optimum sizing of the active devices in order to compensate for the deviation from the ideal MOSFET square law. The results of low frequency measurements performed on a prototype, designed with CMOS devices from the STMicroelectronic process BCD6s, are shown.