System-Level Behavior Construction and Design Risk Evaluation Based on United Model for System-on-Chip

A novel environment-driven and model-based system-level design behavior construction and risk assessment method for SoC is proposed. Through the way, we can not only construct system behavior scenarios, identify the critical scenarios and components, but also assess their risk, which can be used to guide the verification policy for SoC.