CMOS technology roadmap projection including parasitic effects

In this paper, we revisit the Si CMOS roadmap projection by taking into consideration the parasitic capacitances, which significantly affect the device performance beyond 32 nm technology. Capacitance components are analytically modeled and different design rules are examined.