Embedded software compression with Split Echo Instructions

Program code size is a continuing concern in modern embedded devices. Echo instructions have been proposed as a hardware-supported method for reducing code size. This paper presents a new type of Echo Instruction, Split Echo, and evaluates an implementation based on the MIPS R3000 architecture.