A fast optimal robust path delay fault testable adder | IEEE Conference Publication | IEEE Xplore