Accurate and efficient extraction of interconnect circuits for full-chip timing analysis

Accurate and efficient extraction of interconnect circuits for full-chip timing analysis | IEEE Conference Publication | IEEE Xplore