2B1Q transceiver for the ISDN subscriber loop

A transceiver chip set for the ISDN (integrated services digital network) digital subscriber loop using quaternary code (2B1Q) is described which features full-duplex transmission with 144-kb/s net bit rate using the hybrid-balancing principle together with digital adaptive echo cancellation. The two-chip set provides the physical interface between the network termination and the digital exchange according to the T1D1 layer 1 specification for the ISDN basic access interface. A serial multiplexed standard interface allows connection to circuits supporting the layer 2 protocol control at the exchange side of the standard S-bus at the NT. Chip characteristics are listed, and block diagrams are presented.<>