SRAM cells for low-power write in buffer memories

We present a novel approach to SRAM cell operation for low-power write. Instead of providing read stability by using much stronger inverter than access transistors, we do so by using a lower word-line voltage during read. Thus, the cell can be written to with low bit-line voltage swing, thereby significantly reducing the energy required to write.