Exploring the effect on negative junction depth on electrical behaviour of sub-50nm GME-TRC MOSFET: A simulation study | IEEE Conference Publication | IEEE Xplore