Systolic sorter for WSI implementation

A hybrid scheme to solve the synchronization problem due to clock skew in VLSI is proposed. It is shown that the hybrid system is reconfigurable and suitable for wafer-scale integration (WSI) implementation. The redundancy architecture capable of fault tolerance is also proposed. The redundancy scheme based on a modified data manipulator is a powerful fault-tolerance architecture in the WSI implementation.<>