Chip to chip communications for terabit transmission rates

I/O data throughput remains a bottleneck in high-speed chip to chip data communication. This paper discusses the latest technical innovations in increasing the I/O bandwidth while reducing energy per transition. Both wireline techniques that include DSP processing and equalization, and wireless transmissions that include on-chip inductive and capacitive coupling are discussed and compared.