Digital subthreshold logic design - motivation and challenges | IEEE Conference Publication | IEEE Xplore