Verilog-A model for phase change memory simulation | IEEE Conference Publication | IEEE Xplore