A design-for-test structure for optimising analogue and mixed signal IC test | IEEE Conference Publication | IEEE Xplore