A 3.3 V 6 bits 60 MHz CMOS dual ADC

The paper describes a 6 bit dual A/D with a 60 MHz conversion rate in a 3.3 V 0.5 /spl mu/m CMOS process. It uses autozeroed comparators combined with interpolation and offset cancellation techniques.<>