Chip-package co-simulation with multiscale structures | IEEE Conference Publication | IEEE Xplore