Testing of combinational majority and minority logic networks | IEEE Conference Publication | IEEE Xplore