Implant and annealing process integration issues to reduce device variability for ≪10nm p+ & n+ ultra-shallow junctions | IEEE Conference Publication | IEEE Xplore