Model for a CMOS Bit-Level Product Cell

An analysis method for a bit-level product cell used for vector-matrix multiplications is presented. The cell is a combination of a charge injection binary multiplier and an analog accumulator. CID/CCD principles help to understand the cell function and MOS structure equations are used to describe the cell operations.