Integrated Gate and Wire Sizing at Post Layout Level | IEEE Conference Publication | IEEE Xplore