Design of Compact Meander Delay Lines on Si Substrate

In this paper, a miniaturized microstrip delay line on a Si substrate is designed by using a meander layout and applying the slow-wave propagation conditions. A slowing factor of 4.7 and true delay of 470ps is achieved based on the simulations of a designed meander line using an area of 1.3times5.2 mm²