A 155.52 Mb/s receiver chip architecture and its simulation methodology for SONET OC-3 application | IEEE Conference Publication | IEEE Xplore