Optimization and Elimination of Parasitic Latchup in Advanced Smart Power Technologies

This paper examines CMOS latchup immunity for a wide range of structures in a 0.25 mum smart power technology. The impact of logic ground isolation from the substrate and the presence of P+ and N+ buried layers below the logic wells is quantified