A concurrent two-step flash analogue-to-digital converter architecture

An alternative recycling two-step flash analog-digital converter architecture is presented where the concurrent operation of two multiplying digital-analog converters (MDACs) with a single flash quantizer yields an improved throughput rate over the traditional architecture. The effects of subpath mismatches in the overall converter performance are estimated. A design example is given to demonstrate its feasibility.<>