Technology mapping algorithms for NORA dynamic logic circuits

An approach for technology mapping using cell generators and CMOS dynamic logic circuits is given. The algorithm, based on a hierarchical synchronous network graph representation, is applicable to both combinatorial and sequential circuit descriptions. The target realization is in the form of NORA pipelined data paths and is therefore most appropriate for DSP applications.<>