Analysis of fault-tolerant neurocontrol architectures | IEEE Conference Publication | IEEE Xplore