A data model for VHDL databases

Database support for VLSI CAD is proposed to facilitate data sharing and tool interoperability. A methodology for database development that can utilize standard specification languages and formats is described. The methodology is applied to develop a database language for the structural semantics of VHDL (described in EXPRESS). This paper provides a foundation for developing semantic mappings between information models and for integrating VHDL design management with database technology.<>